FPGA Implementation of Area-Delay and Power Efficient Carry Select Adder

V. Narayana Reddy¹, Shaik Rizwan²,

¹Associate Professor, Dept. of ECE, PBR Visvodaya Institute of Technology, Kavali, Andhra Pradesh
²PG Scholar, Dept. of ECE, PBR Visvodaya Institute of Technology, Kavali, Andhra Pradesh

Abstract: In this brief, the logic operations involved in conventional Carry Select Adder (CSLA) and binary to excess-1 converter (BEC)-based Carry Select Adder (CSLA) are analyzed to study the data dependence and to identify redundant logic operations. We have eliminated all the redundant logic operations present in the conventional Carry Select Adder, BEC-based Carry Select Adder and proposed a new logic formulation for Carry Select Adder. In this paper a new architectures for carry select adder using AOI based logic and optimized logic expressions based structure is proposed. A simple approach is proposed using AOI logic to reduce the area, delay and power of Square root (SQRT) Carry Select Adder architecture. The reduced number of gates of this work offers the great advantage in the reduction of area and also the total power. Due to the optimized area, power and delay, the proposed Carry Select Adder design is a good substitution for all the existing Carry Select Adder. The proposed architecture is designed using Verilog HDL (Hardware Description Language) and is then synthesized using XILINX 14.5.Sand is simulated in ISim for Spartan 3E FPGA.

Keywords: Binary to Excess-1 converter (BEC), Carry Select Adder (CSLA).

1. INTRODUCTION

Low Power, Area-efficient, and high-performance VLSI systems are increasingly used in portable and mobile devices, multi-standard wireless receivers, and biomedical instrumentation [1], [2]. An adder is the main component of an arithmetic unit. A complex digital signal processing (DSP) system involves several adders. An efficient adder design essentially improves the performance of a complex DSP system. A ripple carry adder (RCA) uses a simple design, but carry propagation delay (CPD) is the main concern in this adder. Carry look-ahead and carry select (CS) methods have been suggested to reduce the CPD of adders. Ripple carry adder is one of the conventional methods of adder. The ripple carry adder consists of a chain of full adders with length n. It can add multi bits using less area but the problem occurs due to its bigger carry propagation delay. So we go for carry look-ahead adder, carry skip adder, carry select adder etc. Carry select adder is the fastest adder among these.

The most common scheme for accelerating carry propagation is carry look-ahead scheme proposed by Weinberger and Smith in 1958 [1]. Here they proposed look-ahead technique rather than carry-ripping technique to speed-up the carry propagation. In Carry Look Ahead adder, the delay for adding two numbers depends on the logarithm of the size of the operands and hence it is theoretically one of the fastest schemes used for the addition. A carry-skip adder reduces the time needed to propagate the carry by skipping over groups of consecutive adder stages. In VLSI technology the carry skip adder is compatible in speed to the carry look-ahead technique. But it need only low power and area. The basic theme of carry select adder is to divide a long adder into fixed size adder sections and proceed with simultaneous section additions with appropriate carry input to select the true sum output. Like carry skip schemes, carry select scheme divides adder into blocks of ripple carry adder each with two replicas, one replica evaluates for carry in of 1, while the other one evaluates with carry-in of 0.

This system was proposed by Bedrij in 1962 [3]. In this scheme, the carry out from less significant block selects the sum and carryout of more blocks. In this way, the critical signal is generated at the least significant bit, and ripples through the least significant block and then conditionally selects the output of succeeding blocks. The Carry select adder generally consists of two Ripple Carry Adders and one multiplexer. Addition of two n-bit numbers with a Carry select adder is done with two adders in order to perform the calculation twice, one time with assumption of the carry being zero and the
other being one. As the two results are calculated, the required sum as well as the apt carry is then selected with a carry selector (multiplexer) and is controlled by the carry from previous adders.

The rest of this brief is organized as follows. Literature Survey is presented in section II. Existing carry select adder model is presented in Section III. The proposed Carry select adder model is presented in Section IV and the performance comparison is presented in Section V. The conclusion is given in Section VI.

2. LITERATURE SURVEY

A conventional carry select adder is a configuration of dual Ripple Carry Adder (RCA) in which one RCA generates sum and carry output by assuming Cin = 0 and the other RCA produce carry and sum assuming C\textsubscript{in} = 1. This conventional carry select adder has less carry propagation delay than Ripple Carry Adder (RCA), but increases the complexity due to dual RCA structure. A carry select adder generating carry of block with carry in as 1 from the block with carry in as 0 was proposed by Tyagi.A [4] in 1990. Later in 1998 T.Y.Ceiang and M.J.Hsiao [5] proposed a carry select adder consisting of single ripple carry adder. This was a real breakthrough in the carry select adder history.

In 2001 a further modified carry select adder with increased delay but reduced area and power was presented by Kim and Kim [6]. Here the RCA section with cin=1 was replaced using an add-one circuit using multiplexer (MUX). Later in the year 2005 a further modified carry select adder which reduces the area and power consumption was proposed by Amelifard B, Fallah F and Pedram.M [7]. It reduces the gap between carry select adder and ripple carry adder.

Later a SQRT-CSLA was proposed by B. Ramkumar and H. M. Kittur [8], which helps in implementing large bit width adders with less delay. In this system the CSLA’s with increasing bit widths are cascaded with each other. It helps in reducing the overall adder delay. A BEC based CSLA was further proposed by Ram Kumar and Kittur which had less resource than conventional CSLA but with more delay. A CBL (common Boolean logic) based CSLA was also proposed which requires less logic resources but CPD (carry propagation delay) was similar to that of RCA. A CBL based SQRT CSLA was also proposed but the design requires more logic resource and delay is more than BEC based SQRT CSLA.

Now a further modification of CSLA called Area- Delay-Power Efficient Carry Select Adder was proposed. Here the carry generation is faster but the area consumption is not much reduced. The carry of the system is calculated before the sum generation. Also the carry generation unit was also replaced using an optimised logic. Thus the systems have lesser carry output delay than all other system. Though the carry generation is faster, the area and power consumption are not much reduced. So a further modification with a reduction in area and power consumption, thus obtaining an optimized area-delay and power carry efficient carry select adder is proposed here.

3. EXISTING CARRY SELECT ADDER MODEL

The Carry Select Adder (CSLA) has two units:

- The sum and carry generator unit (SCG).
- The sum and carry selection unit (SCS).

The SCG unit consumes most of the logic resources of CSLA and significantly contributes to the critical path. Different logic designs have been suggested for efficient implementation of the SCG unit. We made a study of the logic designs suggested for the SCG unit of conventional and BEC-based CSLAs by suitable logic expressions. The main objective of this study is to identify redundant logic operations and data dependence. Accordingly, we remove all redundant logic operations and sequence logic operations based on their data dependence.

3.1. Conventional Carry Select Adder

As shown in Figure 1, the SCG unit of the conventional Carry Select adder is composed of two n-bit Ripple Carry Adders, where n is the adder bit-width. The logic operation of the n-bit RCA is performed in four stages: 1) half-sum generation (HSG); 2) half-carry generation (HCG); 3) full-sum generation (FSG); and 4) full carry generation (FCG). Suppose two n-bit operands are added in the conventional CSLA, then RCA-1 and RCA-2 generate n-bit sum (s\textsubscript{0} and s\textsubscript{1}) and output-carry (c\textsubscript{0,\text{out}} and c\textsubscript{1,\text{out}}) corresponding to input-carry (c\textsubscript{in} = 0 and c\textsubscript{in} = 1), respectively.
Adder FPGA Implementation of Area-Delay and Power Efficient Carry Select

*Fig1. Conventional Carry Select Adder*

\( N \) is the input operand bit-width. RCA = Ripple Carry Adder.

The redundant logic operations can be removed to have an optimized design for RCA-2, in which the HSG and HCG of RCA-1 is shared to construct RCA-2. Based on this, the BEC-based CSLA offers the best area–delay–power efficiency among the existing CSLAs.

### 3.2. BEC-Based Carry Select Adder (CSLA)

BEC-1 (Binary to Excess-1 Converter) instead of the RCA with Cin=1 in order to reduce the area and power consumption of the conventional CSLA. To replace the n-bit RCA, an \( n+1 \)bit BEC-1 is required. As shown in Figure 2, the RCA calculates \( n \)-bit \( s^0 \) and \( c^0 \) out corresponding to \( c^\text{in} = 0 \). The BEC unit receives \( s^0 \) and \( c^0 \) out from the RCA and generates \((n + 1)\)-bit excess-1 code.

*Fig2. Structure of the BEC-based CSLA; N is the input operand bit-width.*

The BEC method increases data dependence in the CSLA. The importance of the BEC logic stems from the large silicon area reduction when the CSLA with large number of bits are designed.

We have considered logic expressions of the conventional CSLA and made a further study on the data dependence to find an optimized logic expression for the CSLA. We have removed all the redundant logic operations and rearranged logic expressions based on the proposed logic formulation for the CSLA.

*Fig3. BEC based SQRT-Carry Select Adder (CSLA) for \( n = 16 \). All intermediate and output signals are labeled*
Fig 3a. 2-bit adder with BEC and MUX unit

Fig 3b. 3-bit adder with BEC and MUX unit

Fig 3c. 4-bit adder with BEC and MUX unit

Fig 3d. 5-bit adder with BEC and MUX unit
BEC based SQRT-Carry Select Adder for n = 16 shown in figure 3. Number of gates used in BEC logic is calculated using figure 3a 2-bit adder is,

\[
\text{Gate count} = 43 \ (FA + HA + BEC + Mux)
\]

Where, \( FA = \) Full Adder, \( HA = \) Half Adder, \( Mux = \) Multiplexer.

\[
\begin{align*}
FA &= 13(1 \times 13) \\
HA &= 6(1 \times 6) \\
Mux &= 12(3 \times 4) \\
\text{AND} &= 1(1 \times 1) \\
\text{XOR} &= 10(2 \times 5) \\
\text{NOT} &= 1(1 \times 1)
\end{align*}
\]

Similarly, figure 3b 3-bit adder is,

\[
\text{Gate count} = 70 \ (FA + HA + BEC + Mux)
\]

\[
\begin{align*}
FA &= 26(2 \times 13) \\
HA &= 6(1 \times 6) \\
Mux &= 20(4 \times 5) \\
\text{AND} &= 2(2 \times 1) \\
\text{XOR} &= 15(3 \times 5) \\
\text{NOT} &= 1(1 \times 1)
\end{align*}
\]

Similarly, figure 3c 4-bit adder is,

\[
\text{Gate count} = 99 \ (FA + HA + BEC + Mux)
\]

\[
\begin{align*}
FA &= 39(3 \times 13) \\
HA &= 6(1 \times 6) \\
Mux &= 30(5 \times 6) \\
\text{AND} &= 3(3 \times 1) \\
\text{XOR} &= 20(4 \times 5) \\
\text{NOT} &= 1(1 \times 1)
\end{align*}
\]

Similarly, figure 3d 5-bit adder is,

\[
\text{Gate count} = 130 \ (FA + HA + BEC + Mux)
\]

\[
\begin{align*}
FA &= 52(4 \times 13) \\
HA &= 6(1 \times 6) \\
Mux &= 42(6 \times 7) \\
\text{AND} &= 4(4 \times 1) \\
\text{XOR} &= 25(5 \times 5) \\
\text{NOT} &= 1(1 \times 1)
\end{align*}
\]

4. PROPOSED CARRY SELECT ADDER MODEL

FPGA Implementation of Area-Delay and Power Efficient Carry Select Adder are having all the features of Area-Delay-Power Efficient Carry Select Adder. Here the redundant logic operations of the system are identified and eliminated and new logic formulations are proposed for the system. Also the AND, OR and NOT logic used in the system is changed into a mux based gates with optimal usage of FPGA resources.

This substitution helps to reduce the area and power consumption of the whole system. Also this substitution helps in optimized utilization of the FPGA slices. Thus this carry select adder can be a good substitute for all the current adders and can be used in fast, power and area efficient devices.
4.1. Single Stage (CSLA) Architecture

4.1.1. Method – I

And-Or-Inverter (AOI) unit is placed instead of the RCA with \( C_{in} = 1 \) in order to reduce the area and power consumption of the conventional carry select adder. The Proposed carry select adder architecture is shown in figure 4.

![Fig4. Architecture of Proposed Adder Design](image)

As shown in Figure 4, the SCG unit of the conventional Carry Select adder is composed of one \( n \)-bit Ripple Carry Adder and AOI unit, where \( n \) is the adder bit-width.

Here the AND, OR and NOT gates used are modeled using multiplexer (MUX) in order to optimize the area- power and delay of the system by efficient utilization of slices in the FPGA.

4.1.2. Method – II:

We have considered logic expressions of the conventional CSLA and BEC-based CSLA, made a further study on the data dependence to find an optimized logic expression for the CSLA.

Using this method, one can have three design advantages: 1) Calculation of one sum is avoided in the SCG unit; 2) the \( n \)-bit select unit is required instead of the \( (n + 1) \) bit; and 3) small output-carry delay. All these features result in an area–delay and energy-efficient design for the CSLA. We have removed all the redundant logic operations and rearranged logic expressions of the conventional CSLA and BEC-based CSLA based on their dependence.

The proposed logic formulation for the CSLA is given as,

\[
S_0(i) = a(i) \oplus b(i) \quad C_0(i) = a(i) \cdot b(i) \quad \text{(a)}
\]

\[
C_{00}(i) = C_{00}(i - 1) \cdot S_0(i) + C_0(i) \quad \text{for} \quad C_{00}(0) = 0 \quad \text{(b)}
\]

\[
C_{11}(i) = C_{11}(i - 1) \cdot S_0(i) + C_0(i) \quad \text{for} \quad C_{11}(0) = 1 \quad \text{(c)}
\]

\[
C(i) = C_{01}(i) \quad \text{if} \quad (C_{in} = 0) \quad \text{(d)}
\]

\[
C(i) = C_{11}(i) \quad \text{if} \quad (C_{in} = 1) \quad \text{(e)}
\]

\[
C_{out} = C(n - 1) \quad \text{(f)}
\]

\[
S(0) = S_0(0) \oplus C_{in} \quad \text{(g)}
\]

\[
S(i) = S_0(i) \oplus C(i - 1) \quad \text{(h)}
\]

The proposed Carry select adder is based on the logic formulation given in (1a)–(1g), and its structure is shown in Figure 4.2.
Adder FPGA Implementation of Area-Delay and Power Efficient Carry Select

Fig 4.2. Structure of single stage Proposed Carry select adder

The optimized carry select adder architecture is shown in figure 4.2. The carry select adder mainly consist of four sections,

Half sum generator (HSG)
Carry generator (CG)
Carry selection (CS)
Full sum generator (FSG)

The sum generation unit makes use of full adder implementation using two half adders. Here the first half adder receives the n-bit input and provides half adder sum and carry. The Half Sum Generator generates half-sum word s0 and half-carry word c0 from the given inputs. It simply uses a half adder. The number of adders needed is same as the number of input bits.

\[ S0(i) = A(i) \oplus B(i) \]
\[ C0(i) = A(i)B(i) \]

Fig 4.2a. Half sum generation unit

This half adder results are given as input for carry generator and full sum generator. The full sum generator obtains output after receiving the carry input. The output of the half adder is given as input to the carry generator circuit. Two carry generator circuits are used in the design, CG0 and CG1. CG0 is used to generate carry by assuming carry input as 0 and CG1 is used to generate carry by assuming input carry as 1. Both CG0 and CG1 receives half carry word and half sum word from the half adder and generate two n-bit full carry words C10 and C11 corresponding to input carry 0 and 1 respectively.

\[ C1(i) = C10(i-1)S0(i) + C0(i) \quad \text{for } (C10(0) = 0) \]
C\textsubscript{i}^1 (i) = C\textsubscript{i}^1 (i-1) \cdot S\textsubscript{0} (i) + C\textsubscript{0} (i) \quad \text{for} \ (C\textsubscript{i}^1 (0) =1)

**Fig 4.2b. Carry generation unit for Cin=0**

Figure 4.2b shows the multiplexer implementation for the carry generator CG\textsubscript{0}. The output of this section is given as input to the carry selection section.

C\textsubscript{i}^0 (n-1) \quad s\textsubscript{0} (n-1) \quad c\textsubscript{0} (n-1) \quad c\textsubscript{0} (1) \quad s\textsubscript{0} (1) \quad c\textsubscript{0} (0) 

**Fig 4.2c. Carry generation unit for Cin=1**

Figure 4.2c is the MUX implementation of carry generator CG\textsubscript{1}. Here the output carry for carry input 1 is generated. This is also given as input to the carry selection section. The carry selection unit selects one the final carry from the two carry words available at its input line using the input carry cin. Here the carry select unit selects the output of CG\textsubscript{0} if the input carry (cin) is 0 and selects the output of CG\textsubscript{1} if the input carry (cin) is 1. The carry select unit here is implemented using an optimized design.

\begin{align*}
C (i) &= C\textsubscript{i}^0 (i) \quad \text{if} \ (C\textsubscript{n} = 0) \\
C (i) &= C\textsubscript{i}^1 (i) \quad \text{if} \ (C\textsubscript{n} = 1) \\
C\textsubscript{out} &= C(n-1)
\end{align*}

Figure 4.2d shows the implementation of carry selection unit using MUX. The selection of carry output according to input carry is done here. The full sum of the system is generated by adding the selected carry with the half sum obtained in the half adder.

**Fig 4.2d. Carry selection unit**
Adder FPGA Implementation of Area-Delay and Power Efficient Carry Select

The full sum of the system is generated by XOR-ing the selected carry from carry selection unit with the half sum obtained in the half adder. Thus the half sum and the obtained carry are both XOR-ed to get the final sum of the system.

\[ s_0(n-1) \quad \cdots \quad s_0(1) \quad s_0(0) \]
\[ c(n-2) \quad \cdots \quad c(0) \quad c_{in} \]
\[ s(n-1) \quad \cdots \quad s(1) \quad s(0) \]

**Fig 4.2e. Full sum generation unit**

Figure 4.2e shows the multiplexer implementation of full sum generation. Here the circuit is used to XOR the selected carry from carry selection unit with the half sum obtained in the half sum generator. The MSB of \( c \) is sent to output as \( c_{out} \), and \( (n-1) \). LSBs are XOR-ed with \( (n-1) \) MSBs of half-sum \( (s_0) \) in the FSG to obtain the final sum.

### 4.2. Multistage (SQRT-CSLA) Architecture

#### 4.2.1. Method – I

Implementation of multi-stage architecture for Proposed AOI logic based CSLA is shown in Figure 5. The multipath carry propagation feature of the CSLA is fully exploited in the Square root Carry select adder (SQRT-CSLA), which is composed of a chain of CSLAs. CSLAs of increasing size are used in the SQRT-CSLA to extract the maximum concurrency in the carry propagation path. Using the SQRT-CSLA design, large-size adders are implemented with significantly less delay than a single-stage CSLA of same size. We have analyzed the logic operations involved in the conventional and BEC-based CSLAs and identify gate counts of 2-bit, 3-bit, 4-bit, 5-bit adder. Propose a new logic design for the Carry Select Adder. It is giving less Area, Power and significant delay reduction than existing models.

A 16-bit Square root Carry select adder (SQRT-CSLA) design using Method-I proposed carry select adder is shown in Figure 5, where the 2-bit RCA, 2-bit CSLA, 3-bit CSLA, 4-bit CSLA, and 5-bit CSLA are used.

**Fig 5. Proposed Square root (SQRT) Carry Select Adder (CSLA) for \( n = 16 \).**

All intermediate and output signals are labeled.
Fig 5a. 2-bit adder with AOI and MUX unit

Fig 5b. 3-bit adder with AOI and MUX unit

Fig 5c. 4-bit adder with AOI and MUX unit
Proposed SQRT-Carry Select Adder for n = 16 shown in figure 5. Number of gates for proposed AOI logic is calculated using figure 5a 2-bit adder is,

\[
\text{Gate count} = 40 \text{ (FA + HA + AOI + Mux)}
\]

Where, \(FA=\) Full Adder, \(HA=\) Half Adder, \(Mux=\) Multiplexer.

\[
\begin{align*}
\text{FA} &= 13(1 \times 13) \\
\text{HA} &= 6(1 \times 6) \\
\text{Mux} &= 12(3 \times 4) \\
\text{AND} &= 4 \\
\text{OR} &= 2 \\
\text{NOT} &= 3
\end{align*}
\]

Similarly, figure 5b 3-bit adder is,

\[
\text{Gate count} = 65 \text{ (FA + HA + AOI + Mux)}
\]

\[
\begin{align*}
\text{FA} &= 26(2 \times 13) \\
\text{HA} &= 6(1 \times 6) \\
\text{Mux} &= 20(4 \times 5) \\
\text{AND} &= 6 \\
\text{OR} &= 3 \\
\text{NOT} &= 4
\end{align*}
\]

Similarly, figure 5c 4-bit adder is,

\[
\text{Gate count} = 92 \text{ (FA + HA + AOI + Mux)}
\]

\[
\begin{align*}
\text{FA} &= 39(3 \times 13) \\
\text{HA} &= 6(1 \times 6) \\
\text{Mux} &= 30(5 \times 6) \\
\text{AND} &= 8 \\
\text{OR} &= 4 \\
\text{NOT} &= 5
\end{align*}
\]

Similarly, figure 5d 5-bit adder is,

\[
\text{Gate count} = 121 \text{ (FA + HA + AOI + Mux)}
\]

\[
\begin{align*}
\text{FA} &= 52(4 \times 13) \\
\text{HA} &= 6(1 \times 6) \\
\text{Mux} &= 42(6 \times 7) \\
\text{AND} &= 10 \\
\text{OR} &= 5 \\
\text{NOT} &= 6
\end{align*}
\]
5. **Performance Comparison**

We have considered all the gates to be made of 2-input AND, 2-input OR, and inverter. A 2-input XOR is composed of 2 AND, 1 OR, and 2 NOT gates. The area of a design is calculated using gate count of existing and proposed model (shown in Table-1). We have calculated the gate counts of each design for area and delay estimation.

<table>
<thead>
<tr>
<th>Table1.</th>
<th>Comparison of Gate counts of existing and proposed models of SQRT-CSLA.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Regular SQRT-CSLA</td>
</tr>
<tr>
<td>8-bit width</td>
<td>200</td>
</tr>
<tr>
<td>16-bit width</td>
<td>300</td>
</tr>
</tbody>
</table>

We have calculated the gate counts of each design for area and delay estimation. The area of a design is calculated using gate count of existing and proposed model (shown in Table-1). We have calculated the gate counts of each design for area and delay estimation. The proposed SQRT-CSLA involves significantly less area and less delay and consumes less power than the existing designs.

<table>
<thead>
<tr>
<th>Table2.</th>
<th>Synthesis Results of Area, Delay and Power of the Existing and Proposed CSLAs using XILINX 14.5 Tool</th>
</tr>
</thead>
<tbody>
<tr>
<td>Design</td>
<td>Width (n)</td>
</tr>
<tr>
<td>BEC-SQRT CSLA</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>16</td>
</tr>
<tr>
<td>Proposed-SQRT CSLA</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>16</td>
</tr>
</tbody>
</table>

We have coded the multi stage (SQRT-CSLA) structure of method-I Proposed CSLA in Verilog HDL. The AOI based proposed CSLA design and the existing CSLA designs for 8-bit-width and 16-bit-width and is then synthesized using XILINX 14.5. The synthesis result of Table 2 confirms the theoretical gate count estimates given in Table 1. The proposed SQRT-CSLA involves significantly less area and less delay and consumes less power than the existing designs.

And also we have calculated gate count of the single stage structure of method-II existing and Proposed CSLA. The comparison of Gate counts of existing and proposed models of single stage CSLAs for 8-bit-width and 16-bit-width and results of designs are given in Table 3. The proposed single stage CSLA involves significantly less area than the existing designs.

<table>
<thead>
<tr>
<th>Table3.</th>
<th>Comparison of Gate counts of existing and proposed models of single stage CSLAs.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Regular CSLA</td>
</tr>
<tr>
<td>8-bit width</td>
<td>200</td>
</tr>
<tr>
<td>16-bit width</td>
<td>300</td>
</tr>
<tr>
<td>32-bit width</td>
<td>400</td>
</tr>
</tbody>
</table>

6. **Conclusion**

We have analysed the logic operations involved in the conventional and BEC-based CSLAs to study the data dependence and to identify redundant logic operations. We have eliminated all the redundant...
logic operations of the conventional CSLA, BEC-based CSLAs and proposed a new logic formulation for the CSLA. In this paper a new architecture for carry select adder using AOI based logic and optimized logic expressions based structure is proposed. These two proposed methods most suitable for SQRT-CSLA for large size adders and single stage adders. The comparisons and results show that the proposed systems have involves significantly less area and delay than the recently proposed BEC-based CSLA. Due to the small carry output delay, the proposed CSLA designs are a good candidate for the square root adders.

We can extend this work to implement modified SQRT CSLA using Method-II Proposed Architecture; it offers the great advantage in the reduction of area, delay and also the total power.

REFERENCES


