Design of 64point Fast Fourier Transform by Using Radix-4 Implementation

N.Omkar

M.Tech(VLSI) GokaRaju RangaRaju College of Engg & Tech

Dr.T.C. Sarma

H.O.D ECE GokaRaju RangaRaju College of Engg & Tech

Abstract: The Fast Fourier Transform (FFT) is very significant algorithm in signal processing, to obtain environmental status and wireless communication. This paper explains the high performance 64 point FFT by using Radix-4 algorithm. Radix-4 has the advantage of parallel computations. This is simulated using VHDL, using Xilinx ISE 10.1 and simulated using ModelSIM6.5e. Here we shown the architectures of 32 point FFT withradix-2 and 64-point FFT with radix-4. Finally, the high performance 64-point FFT processor their architecture and simulation graphs are shown.

Keywords: FFT, radix-2, radix-4

1. INTRODUCTION

Fast Fourier rework (FFT) processor is wide used in different applications, like local area network, image method, spectrum measurements, measuring device and transmission communication services [1]. However, the FFT formula is a hard task and it should be exactly designed to urge an efficient implementation. If the FFT processor is created flexible and quick enough, a transportable device equipped with wireless transmission is possible. Therefore, an efficient FFT processor is needed for period of time operations [2] and planning a quick FFT processor may be a matter of nice significance.

A fast Fourier transform (FFT) is the advanced version of discrete fourier transform (DFT). A Fourier transform converts time (or space) to frequency and vice versa. An FFT rapidly computes such transformations. As a result, fast Fourier transforms are widely used for many applications in engineering, science, and mathematics. The basic ideas were popularized in 1965, but some FFTs had been previously known as early as 1805[2]. Fast Fourier transforms have been described as "the most important numerical algorithm of our lifetime"

There are many different FFT algorithms involving a wide range of mathematics, from simple complex-number arithmetic to group theory and number theory; this article gives an overview of the available techniques and some of their general properties, while the specific algorithms are described in subsidiary articles linked below.

The DFT is obtained by decomposing a sequence of values into components of different frequencies. This operation is useful in many fields (see discrete Fourier transform for properties and applications of the transform) but computing it directly from the definition is often too slow to be practical. An FFT is a way to compute the same result more quickly: computing the DFT of N-points in the naive way, using the definition, takes $O(N^2)$ arithmetical operations, while a FFT can compute the same DFT in only $O(N \log N)$ operations. The difference in speed can be enormous, especially for long data sets where N may be in the thousands or millions. In practice, the computation time can be reduced by several orders of magnitude in such cases, and the improvement is roughly proportional to N / log(N). This huge improvement made the calculation of the DFT practical. FFTs are of great importance to a wide variety of applications, from digital

N 1

signal processing and solving partial differential equations to algorithms for quick multiplication of large integers.

The best-known FFT algorithms depend upon the factorization of N, but there are FFTs with O(N log N) complexity for all N, even for prime N. Many FFT algorithms only depend on the fact that $e^{-\frac{2\pi i}{N}}$ is the twiddle factor, an Nth primitive root of unity, and thus can be applied to analogous transforms over any finite field, such as number-theoretic transforms. Since the inverse DFT is the same as the DFT, but with the opposite sign in the exponent and a 1/N factor, any FFT algorithm can easily be adapted for it.

An FFT computes the DFT and produces exactly the same result as evaluating the DFT definition directly; the only difference is that an FFT is much faster. (In the presence of round-off error, many FFT algorithms are also much more accurate than evaluating the DFT definition directly, as discussed below.)

Let $x_0, ..., x_{N-1}$ be complex numbers. The DFT is defined by the formula

$$X_k = \sum_{n=0}^{N-1} x_n e^{-i2\pi k \frac{n}{N}} \qquad k = 0, \dots, N-1.$$

Evaluating this definition directly requires $O(N^2)$ operations: there are N outputs X_k , and each output requires a sum of N terms. An FFT is any method to compute the same results in $O(N \log N)$ operations. More precisely, all known FFT algorithms require $\Theta(N \log N)$ operations (technically, O only denotes an upper bound), although there is no known proof that a lower complexity score is impossible[3](Johnson and Frigo, 2007).

To reduction the computations of complex multiplications and additions FFT is used. Calculating the computations using DFT involves N^2 number of complex multiplications and N(N-1) complex additions [of which O(N) operations can be saved by eliminating trivial operations such as multiplications by [1]. The well-known radix-2 Cooley–Tukey algorithm, for N a power of 2, can compute the same result with only $(N/2)\log_2(N)$ complex multiplications (again, ignoring simplifications of multiplications by 1 and similar) and $Nlog_2(N)$ complex additions. In practice, actual performance on modern computers is usually dominated by factors other than the speed of arithmetic operations and the analysis is a complicated subject (see, e.g., Frigo& Johnson, 2005), but the overall improvement from $O(N^2)$ to $O(N \log N)$ remains.

The native implementation of the N-point digital Fourier transform involves calculating the scalar product of the sample buffer (treated as an N-dimensional vector) with N separate basis vectors. Since each scalar product involves N multiplications and N additions, the total time is proportional to N^2 (in other words, it's an $O(N^2)$ algorithm). However, it turns out that by cleverly re-arranging these operations, one can optimize the algorithm down to $O(N \log(N))$, which for large N makes a huge difference. The optimized version of the algorithm is called the fast Fourier transform, or the FFT.

The standard strategy to speed up an algorithm is to divide and conquer. We have to find some way to group the terms in the equation

 $P[k] = \sum_{n=0..N-1} W_N^{kn} p[n]$

Let's see what happens when we separate odd ns from even ns (from now on, let's assume that N is even):

$$\begin{split} &P[k] = \Sigma_{n \text{ even }} W_N^{kn} p[n] + \Sigma_{n \text{ odd }} W_N^{kn} p[n] \\ &= \Sigma_{r=0..N/2-1} W_N^{k(2s)} p[2s] + \Sigma_{r=0..N/2-1} W_N^{k(2s+1)} p[2s+1] \\ &= \Sigma_{s=0..N/2-1} W_N^{k(2s)} p[2s] + \Sigma_{s=0..N/2-1} W_N^{k(2s)} W_N^{k} p[2s+1] \\ &= \Sigma_{s=0..N/2-1} W_N^{k(2s)} p[2s] + W_N^{k} \Sigma_{r=0..N/2-1} W_N^{k(2s)} p[2s+1] \\ &= (\Sigma_{s=0..N/2-1} W_{N/2}^{ks} p[2s]) + W_N^{k} (\Sigma_{s=0..N/2-1} W_{N/2}^{ks} p[2s+1]) \end{split}$$

where we have used one crucial identity:

$$W_N^{k(2s)} = e^{-2\pi i^* 2ks/N} = e^{-2\pi i^* ks/(N/2)} = W_{N/2}^{ks/2}$$

Notice an interesting thing, the two sums are nothing else but N/2-point Fourier transforms of, respectively, the even subset and the odd subset of samples. Terms with k greater or equal N/2 can be reduced using another identity:

$$W_{N/2}^{m+N/2} = W_{N/2}^{m}W_{N/2}^{N/2} = W_{N/2}^{m}$$

Which is true because $W_m^m = e^{-2\pi i} = \cos(-2\pi) + i \sin(-2\pi) = 1$.

If we start with N that is a power of 2, we can apply this subdivision recursively until we get down to 2-point transforms.

We can also go backwards, starting with the 2-point transform:

$$P[k] = W_2^{0*k} p[0] + W_2^{1*k} p[1], k=0,1$$

The two components are:

 $P[0] = W_2^{0} p[0] + W_2^{0} p[1] = p[0] + W_2^{0} p[1]$

$$P[1] = W_2^0 p[0] + W_2^1 p[1] = p[0] + W_2^1 p[1]$$

We can represent the two equations for the components of the 2-point transform graphically using the, so called, *butterfly*



Fig.1.1. Butterfly calculation

Furthermore, using the divide and conquer strategy, a 4-point transform can be reduced to two 2-point transforms: one for even elements, one for odd elements. The odd one will be multiplied by W_4^k . Diagrammatically, this can be represented as two levels of butterflies. Notice that using the identity $W_{N/2}^n = W_N^{-2n}$, we can always express all the multipliers as powers of the same W_N (in this case we choose N=4)



Fig 1.2. Diagrammatical representation of the 4-point Fourier transforms calculation

I encourage the reader to derive the analogous diagrammatical representation for N=8. What will become obvious is that all the butterflies have similar form.



Fig 1.3. Generic butterfly graph

2. RADIX 4 FFT

The decimation-in-time (DIT) radix-4 FFT recursively partitions a DFT into four quarter-length DFTs of groups of every fourth time sample. The outputs of these shorter FFTs are reused to compute many outputs, thus greatly reducing the total computational cost. The radix-4 decimation-in-frequency FFT groups every fourth output sample into shorter-length DFTs to save computations. The radix-4 FFTs require only $3/4^{th}$ as many complex multiplies as the radix-2 FFTs.

The radix-2, radix-4 decimation-in-time and decimation-in-frequency fast Fourier transforms (FFTs) gain their speed by reusing the results of smaller, intermediate computations to compute multiple DFT frequency outputs. The radix-4 decimation-in-time algorithm rearranges the discrete Fourier transform (DFT) equation into four parts, sums over all groups of every fourth discrete-time index n=[0,4,8,...,N-4], n=[1,5,9,...,N-3], n=[2,6,10,...,N-2] and n=[3,7,11,...,N-1] as in Equation 1. (This works out only when the FFT length is a multiple of four.) Just as in the radix-2 decimation-in-time FFT, further mathematical manipulation shows that the length-N DFT can be computed as the sum of the outputs of four length-N4 DFTs, of the even-indexed and odd-indexed discrete-time samples, respectively, where three of them are multiplied by so-called twiddle factors WkN=e–(i2\pikN), W2kN, and W3kN.

This is called a decimation in time because the time samples are rearranged in alternating groups, and a radix-4 algorithm because there are four groups. Figure 1 graphically illustrates this form of the DFT computation

It is this reuse that gives the radix-4 FFT its efficiency. The computations involved with each group of four frequency samples constitute the radix-4 butterfly, which is shown in 1.2. Through further rearrangement, it can be shown that this computation can be simplified to three twiddle-factor multiplies and a length-4 DFT! The theory of multi-dimensional index map shows that this must be the case, and that FFTs of any factorable length may consist of successive stages of shorter-length FFTs with twiddle-factor multiplications.

3. IMPLEMENTATION

FPGA

The Field Programmable Gate Array is majorly used for generation ASIC IC's to the computations. They offer more speed in execution process. So, for generation ASIC IC's FPGA's are majorly used. The 64 FFT with radix 4 is simulated and synthesized as well as implemented on the FPGA of below configuration.

Property Name	Value
Family	Spartan 3E-250
Device	XC3SAN
Package	TQG144
Speed Grade	-3

 Table 3.1. Configuration of FPGA

4. SIMULATION RESULTS

The RTL view of the butterfly structure obtained after the simulation of the 64-point FFT block, Decimation in time domain is shown next and also the internal architecture of the butterfly block is shown.

File Edit View San	nalation Will	sdow Leyou	e Help										1-10
1 0 0 10 14 X 4	2 11 × 6	in a l	NALIO SE	3.00	3 PH2 1	* # 8 #	3 23 11-	101	sX 100rs	🔄 II 🖬 Relaur	0		
Source Piles	HD#X	Objects	*0.6	×				0	203.5702-0				
		Simulation Of	tieds for butterfly to										
		GEOSTON	CONTRACTOR OF		Name	Value	[1,200 fm [1,250	2 res	(1,400 mm	1,455 m	[1,500 mm	[1,550 mm	11,600 ==
BUTTERLY16.vhd		Unication	KIRCELEN M		B IM an ray		COMMONWER WARDINGS INC.	out a surgery	No. of Manager	AND DESCRIPTION	I INCOMENTATION OF	NAME OF TAXABLE PARTY.	1
EUtorR4.vhd		ct Name	Value		A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		transferrences of the second	and a second	and the second second	and the second second	Chromotowne	and an owned	1
Eutherfd.shd		1	0111100001110100	111		and the second second	100000000000000000000000000000000000000	Service a	Construction of the	Separation Security	and an an a second	10/10/01/05/178	-
DUTASPUT16.vh#		AN-COT)		11	🕽 🕨 📲 x6(0,7)	10	X +		x	3	x	ų	2
Data split vhal		ultroot	10001100101	18.	0 B B AB /	-	Y	_	*	-	i	10	3
fop butter/vbill		10,000.0		21.1			-\$I		- Ver	1	÷	à	
comutatesynd		ALC: N		11	Augori	12			0		0		
loucidd		×5011	03500350	11.5	🛨 🕨 🖬 x0(0/7)	-12	× +		х	3	<u> </u>	cê.	2
math_real.vhd		x3(27)	11000100	92	+4(0.7)	10 U	X +		Y	-	Ŷ	4	5
math_mail.vhd		e4[0.7]	11101880		T GEN MERT		N	_		-	¥	10	
numeric_stdivhd		10(0.7)	02010310		de la segur	100			10		0	1	
nameric_std.vhd		#6[27]	11111100		P and select	10	×		<u> </u>		<u> </u>	<u>s</u>	2
edd5exeri x4id		\$7(0.7)	11101130		1 🕨 🐂 x7(6.7)	**	X	_	x	8	x	4	a -
td logic 1164.abd		4(0.7)	11101020		Distance March		Ŷ.		*	-	*	-	
td insic 1164 and		607	11100310		11	10	10 T	_	4		0		18
and looper anth-shed		x100.7	11010300	110	all a select		×	_	4		·	4Y.	
he incir atthough		x31307	11001110		×10(0.7)	14	X X X X X X X X X X X X X X X X X X X	_	X.	4	x	ŵ.	.
tel lover sinessfultet		412(0:7)	13510100		ALL 0.7	100	Y	_	Ŷ	4	Ý T	ce.	3
		x13807	11100150		100 - 100.00		÷ 1		8		*	24	
		1341077	11010000		a sector			_	4		<u> </u>		
		+1500.71	14101100		x130.7		X		X	0		e#	2
		111077	01010300										
		x178077	10011110				312: 1,385.590 rs						
		x1880.77	12101100								_		_
	1.000	+188/7	11100510	× 1	a permittent .	1.0							
th Instanc . Un Hemory	Source	1 K	and the second s		18	. 0	etsut.vcfg*						
racia													
the Brown of the state of the													
Jaan Tarce add (IbutterTy In)	ap 7876540234	567940483534	3456-9987A541234567A043494	96767	15404557040 - adx /v	18 C							
Same from add Chumer ford	-		The state back between the best state		WARDER THE MAN	20							
Then in the same games of the set		Particular and			CHEROPHICAN CARLS								
Tisis from add Chutter Fullid	10 236540212	1455799870543	214562898 N54545628 N5454	67946	N543456209 -radix h								
Sim>													
t run 100ns													
(Sim)>													
Canada Canada	6 00.1 PM	treakports	M. Pred in Pies Repuits	500	di Resulta								
												Television in the	
		-	-		-							300.10	- 1,00,00
PO () (*			C 10		100							A Share	
		•		-	Dread.								

Fig 3.1. Waves forms View of A Butterfly Component Used In 64-Point FFT



Fig 3.2. Internal Architecture of The Butterfly Component

The fait New Protect Source Process Test Darphy	Studeton Window Hele		
	DIRENTE	0.0	= = = = + + + + + + + + + + + + + + + +
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
CO THE THEFT			
Sources for Rehavioral Simulation	End Time:		
- Fl.a	1000 ns		
□ xc3r50av-4iqg144	H AN 255	2. (2563	2/01/01/01/01/01/01/01/01/01/01/01/01/01/
BUTTERFLYIS - BUTTERFLYIS (F./CODES/N)	E IN THE 2561	2. (246)	2567b000000000000000000000000000000000000
	1K 2K x0(2:7)	87400	850
	8 Xx1071	87400	810
	H X x202.71	87400	9100
	H 20 x312.71	87100	0100
Advantation and a state of the second	B X x4(0:7)	8740	8500
Strate Coast Coast	H X x5(0.7)	8740	0100
hocerses	× B & x60.71	8740	8100
-	A ≥ ≥ ×7(2.7)	8760	0100
2 A M AGO	R (127)	87400	8100
A 1/ (D.255)	8 2 19(2.7)	8760	8100
a [0.7]	H (x10[0:7]	8760	0100
3(x1 (0.7)	E (x11)0.7)	8740	8500
2 [07]	IE 😹 x12(0:7)	8740 (0100
	E \$(x13 0.7)	8760 (8100
a (6 [0.7]	E 🐹 x14(0:7)	8760	0100
- 3 (46 (0.7)		87400	8100
	C	SKII S C	
CProcesses Ses Object Schewarthy - 🔛 #ie/archy	-F Design Summer	III PLOY	El Smithin El HTE-bar
Simulator is doing circuit initi	alization process		
at 0 ns, Instance /fftt/UUT/L1/	Warning: There :	1# en 'T' 'X	(''''''''''''''''''' in an arithmetic operand, the result will be 'I'(es).
Finished circuit initialization	process.		
Derrick Officer A Mariner 31	d Shall 🙀 First in Filer	Sin Coronie	
The second secon	a contract and a contract of the		
			1

Fig 3.3. Simulation result of 64 FFT

Xiliex - ISE - DAffNala.ise - [Simulation]								×
Pile Edit Verw Propert Source Process Test Berch	Simulation Window Help							E) (3
🖸 🔊 🛃 🕼 😓 🔛 🖄 🔛 🖉 😒 🔊 🖉 📔	2 : P P X X P 8	8 🚬 🗞 🖻	I 🗆 🖻 I 🎤 😼 I KA 😽	8 🛛 🖂 🗄	😵 E 🖬 🖬 🖗 🛛	k x= ¶C \$C \$C \$C ■ ¢	30	
1 1 1 1 1 A A A B I G F F 10	00 😽 ra 💌							
Sources	×							-
Sources for: Behavioral Simulation	 Current Simulation 							
- E.	Time: 1000 ns	100114						
	B4x31(0.7)	8760						^
a pre la pre la boot	84x8290.71	8766						
	(i)	8760						
	R (134)071	1766						
	R (105)0.71	87510						
	R 100 (107)	1766						
Stitute Date of fourth Dates of the local	• • • • • • • • • • • • • • • • • • •	8750						
denne Com Binnen Come	D4(10)(0.7)	1764						
Processes	× • 84x3900.71	8718						
Processes la: FFT8	B4x46(0.7)	8700						
Add Exering Source	B4141(0.7)	87610						
Very Generated Test Bench As MTL	B R414222.71	1262						
Add Test Bench To Project	A 14 14 19 17 1	1260						
🖮 🎾 - Xilesci SE Simulator	B B4(444)171	82530						
🛎 🔛 Simulate Dehavioral Hidel	B B4 (450.71	1269						
	B 847460071	8251.0						
	m 04 v4710-71	2250						
	m m4y40021	1954						۰.
		()) (_	4.020			. ×
Processes Sin Object Cherachy Chinachy	-F	and a second	The second se					-
	E Deligh Solvingy	The states and the states of t	Tala Internet					
×								^
Finished circuit initialization	silestion process.							
								~
4	_							8
🔄 👔 Concole 🛛 🙆 Errans 🛕 Wernings 🔤 To	iShel 🙀 Find in Files	🔤 Sin Console -	FF18					
Ready							Tione: 805.1	÷.,
A start R view me company			D Sanitos roder	C 44 19 101	Sec. 24	HTHERE IN AN		50

a Project	Status (08,		•			
	• • • • • • • • • • • • • • • • • • • •	/09/2013 - 17:32:	38)			
alise		Current State:		Translated		
BUTTERFLY16		• Errors:		No Errors		
xc3s50an-4tqg144		• Warning:	:	2 Warnings		
ISE 10.1 - Foundation	Simulator	Routing	Results:			
Balanced		• Timing C	onstraints:			
Xilinx Default (unlocke	ed)	• Final Tim	ing Score:			
a Pa	rtition Sum	mary			ы	
on was found.						
Douioo Utilization	Cummorul	lastimated uslues	1		11	
Device Ouization	Summary		•	Utilization	-	
Osea	2720	Available		501%		
	3733	704		531%		
	6272	1408		443%		
	1024	108		948%		
Fig 3.	5. Svn	thesis rei	ort			
- [Design Summary]	e . Syn	incoro rep		l	- @ D	
ss Window Help						
CON N 2 PAA	······································	*******	5.50			
X 20 FPGA D4 A	LUT3:11 HUECY:S XORCT:C LUT2:10 HUECY:S XORCT:C LUT3:10 HUECY:S XORCT:C OBUT:T	→0 1 0 →0 1 0 1→0 1 0 →0 0 0 0 →0 0 0 →0 0 0 →0 0 0 →0 0 0 →0 0 →0 →0 →0 →0 →0 →0 →0 →0 →0 →	1 0.643 0.000 BV/ddgarc/L/L 1 0.642 0.000 BV/ddgarc/L/L 0 0.642 0.000 BV/ddgarc/L/L 0 0.648 0.000 BV/ddgarc/L/L 0 0.648 0.000 BV/ddgarc/L/L 0 0.648 0.000 BV/ddgarc/L/L 0 0.644 0.503 BV/ddgarc/L/L 1 0.648 0.000 BV/ddgarc/L/L 0 0.648 0.000 BV/			
sit E Design	Total Total REAL t Total CPU tis	20, ime to Xat completion me to Xat completion	093ns (15.221ns (75.6% is 24.61 secs	(3)(00) (logic, 4.872hs route) (gic, 24.2% route)	,	
	xc3s50an-4tqg144 ISE 10.1 - Foundation Balanced Xilinx Default (unlocke a Pa on was found. Device Utilization Used Frig 3.: Charles Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statements Statement	<td colsp<="" td=""><td>w23450an-4tag144 • Warnings ISE 10.1 - Foundation Simulator • Routing I Balanced • Timing C Willew Default (unlocked) • Final Tim On was found. • Device Utilization Summary (estimated values) Used Available 3733 704 6272 1408 1024 108 Fig 3.5. Synthesis rep Used Millew P & Willew P & Wi</td><td>xc3s50an-4tqg144 • Warnings: ISE 10.1 - Foundation Simulator • Routing Results: Balanced • Timing Constraints: Wilew Default (unlocked) • Final Timing Score: a Partition Summary on was found. Device Utilization Summary (estimated values) Used Available 3733 704 6272 1408 1024 108 Figs 3.5. Synthesis report Understand • End Colspan=# Wilew Default (unlocked) Used Available 1024 108 Figs 3.5. Synthesis report Understand • Edd Colspan=# Interpret • Edd Colspan=#</td><td>xc3s50an-4tqg144 • Warnings: 2.Warnings 1SE 10.1 - Foundation Simulator • Routing Results: Balanced • Timing Constraints: Wiley Default (unlocked) • Final Timing Score: a Partition Summary on was found. Device Utilization Summary (estimated values) Used Available Used Available Used Available Used Available State 6272 1024 108 State 9 Interpret in the state Unsupervised Used Used Used Used Unsupervised Unsupervised Unsupervised Unsupervised</td></td>	<td>w23450an-4tag144 • Warnings ISE 10.1 - Foundation Simulator • Routing I Balanced • Timing C Willew Default (unlocked) • Final Tim On was found. • Device Utilization Summary (estimated values) Used Available 3733 704 6272 1408 1024 108 Fig 3.5. Synthesis rep Used Millew P & Willew P & Wi</td> <td>xc3s50an-4tqg144 • Warnings: ISE 10.1 - Foundation Simulator • Routing Results: Balanced • Timing Constraints: Wilew Default (unlocked) • Final Timing Score: a Partition Summary on was found. Device Utilization Summary (estimated values) Used Available 3733 704 6272 1408 1024 108 Figs 3.5. Synthesis report Understand • End Colspan=# Wilew Default (unlocked) Used Available 1024 108 Figs 3.5. Synthesis report Understand • Edd Colspan=# Interpret • Edd Colspan=#</td> <td>xc3s50an-4tqg144 • Warnings: 2.Warnings 1SE 10.1 - Foundation Simulator • Routing Results: Balanced • Timing Constraints: Wiley Default (unlocked) • Final Timing Score: a Partition Summary on was found. Device Utilization Summary (estimated values) Used Available Used Available Used Available Used Available State 6272 1024 108 State 9 Interpret in the state Unsupervised Used Used Used Used Unsupervised Unsupervised Unsupervised Unsupervised</td>	w23450an-4tag144 • Warnings ISE 10.1 - Foundation Simulator • Routing I Balanced • Timing C Willew Default (unlocked) • Final Tim On was found. • Device Utilization Summary (estimated values) Used Available 3733 704 6272 1408 1024 108 Fig 3.5. Synthesis rep Used Millew P & Willew P & Wi	xc3s50an-4tqg144 • Warnings: ISE 10.1 - Foundation Simulator • Routing Results: Balanced • Timing Constraints: Wilew Default (unlocked) • Final Timing Score: a Partition Summary on was found. Device Utilization Summary (estimated values) Used Available 3733 704 6272 1408 1024 108 Figs 3.5. Synthesis report Understand • End Colspan=# Wilew Default (unlocked) Used Available 1024 108 Figs 3.5. Synthesis report Understand • Edd Colspan=# Interpret • Edd Colspan=#	xc3s50an-4tqg144 • Warnings: 2.Warnings 1SE 10.1 - Foundation Simulator • Routing Results: Balanced • Timing Constraints: Wiley Default (unlocked) • Final Timing Score: a Partition Summary on was found. Device Utilization Summary (estimated values) Used Available Used Available Used Available Used Available State 6272 1024 108 State 9 Interpret in the state Unsupervised Used Used Used Used Unsupervised Unsupervised Unsupervised Unsupervised

Fig 3.6. Timing Report of 64FFT

~

5. CONCLUSION

In this paper, a 32 point FFT with radix-2 and 64point with radix-4 processor was designed using FPGA System successfully. The processor use VHDL language to describe the circuit, use Xilinx ISE8.1i software to build the model, and use ModelSim SE 6.2e software for simulation.

REFERENCES

- [1] R. W. Chang, "Synthesis of Band-Limited Orthogonal Signals for Multichannel Data Transmission," Bell System Tech. J., vol. 45, pp. 1775–1796, Dec. 1966.
- [2] ETS 300401, ETSI, "Digital Audio Broadcasting (DAB);DAB to mobile, portable and fixed receivers," 1995.
- [3] ETSI EN 300 744, "Digital video broadcasting (DVB); framing structure, channel coding, and modulation for digital terrestrial television," 2001.
- [4] European IST Project, "Power Aware Communications for Wireless OptiMised personal Area Networks (PACWOMAN)," http://www.imec.be/pacwoman/.
- [5] S.B. Weinstein and P. M. Ebert, "Data transmission by frequency division multiplexing using the discrete Fourier transform," IEEE Transactions on Communications, vol. 19, pp. 628–634, Oct. 1971.
- [6] A.Peled and A. Ruiz, "Frequency domain data transmission using reduced computational complexity algorithms," in Int. Conf. Acoustic, Speech, Signal Processing, Denver, CO, 1980, pp. 964–967.
- [7] L.J. Cimini, "Analysis and Simulation of a Digital Mobile Channel Using Orthogonal Frequency Division Multiplexing," IEEE Transactions on Communications, vol. 33, pp. 665–675, July 1985.
- [8] ETSI TS 101 475, "Broadband Radio Access Networks (BRAN); HIPERLAN Type 2 Physical (PHY) layer, v1.1.1," 2000, http://portal.etsi.org/bran/.
- [9] IEEEstd 802.11a, "High-speed Physical Layer in 5 GHz Band," 1999, http://ieee802.org/.
- [10] IEEEstd 802.11g, "High-speed Physical Layer in 2.4 GHz Band," 2003, http://ieee802.org/.
- [11] J. Bingham, "Multicarrier Modulation for Data Transmission: An Idea Whose Time Has Come," IEEE Communications Magazine, vol. 8, pp. 5–14, May 1990.
- [12] O. Edfors, M. Sandell, J. van de Beek, D. Landström and F. Sjöberg, "An introduction to orthogonal frequency-division multiplexing," TULEA 1996:16, Div. of Signal Processing, Luleå, Tech. Rep., a University of Technology, Luleå 1996.
- [13] J. W. Cooley and J. W. Tukey, "An Algorithm for Machine Calculation of Complex Fourier Series," Math. Comput., vol. 19, pp. 297–301, Apr. 1965.
- [14] R. Grunheid, E. Bolinth, and H. Rohling, "A blockwise loading algorithm for the adaptive modulation technique in OFDM systems," in Proc. of Vehicular Technology Conference, VTC 2001 Fall, Atlantic City, NJ, USA, Oct. 7-11 2001, pp. 948–951.
- [15] J. G. Proakis, Digital Communications. McGraw-Hill, 2001.
- [16] M. Russel and G. Stuber, "Interchannel interference analysis of OFDM in a mobile environment," in Proc. IEEE Vehic. Technol. Conf., vol. 2, Chicago, IL, 1995, pp. 820–824.
- [17] N. Petersson, "Peak and power reduction in multicarrier systems," 2002, licentiate thesis, Lund University, Sweden.
- [18] S.Johansson, "ASIC Implementation of an OFDM Synchronization Algorithm," 2000, Licentiate Thesis, Lund University, Sweden.
- [19] R. Morrison, L. J. Cimini, and S. K. Wilson, "On the Use of a Cyclic Extension in OFDM," in Proc. of Vehicular Technology Conference, VTC 2001 Fall, vol. 2, Atlantic City, NJ, USA, Oct. 7-11 2001, pp. 664–668.